SSTUH32864 Datasheet PDF (1.8 V high output drive configurable registered buffer)

SSTUH32864 - 1.8 V high output drive configurable registered buffer

Description

The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 conﬁgurable registered buffer designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

Features

s Conﬁgurable register supporting DDR2 Registered DIMM.

Datasheet Details

Part number	SSTUH32864
Manufacturer	NXP Semiconductors
File Size	142.46 KB
Description	1.8 V high output drive configurable registered buffer
Datasheet	SSTUH32864 Datasheet
Additional preview pages of the SSTUH32864 datasheet.

📁 Similar Datasheet

SST108 - N-Channel JFET Switch (Calogic)

SST108 - Switching (Micross)

SST108 - N-Channel JFETs (Vishay)

SST109 - N-Channel JFET Switch (Calogic)

SST109 - Switching (Micross)

SST109 - N-Channel JFETs (Vishay)

SST110 - N-Channel JFET Switch (Calogic)

SST110 - Switching (Micross)

SST110 - N-Channel JFETs (Vishay)

SST111 - N-Channel JFETs (Vishay)

Full PDF Text Transcription

Click to expand full text

SSTUH32864 Rev. 01 — 22 April 2005 www.DataSheet4U.com 1.8 V high output drive conﬁgurable registered buffer for DDR2 RDIMM applications Product data sheet 1. General description The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 conﬁgurable registered buffer designed for 1.7 V to 1.9 V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The SSTUH32864 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. The C0 input controls the pinout conﬁguration of the 1 : 2 pinout from A conﬁguration (when LOW) to B conﬁguration (when HIGH).

Published: Jun 15, 2010 |