Datasheet4U Logo Datasheet4U.com

SSTU32864 - 1.8V confgurable registered buffer

Datasheet Summary

Description

The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard to SSTL_18.

The control inputs are LVCMOS.

Features

  • s s s s s s s s s s s s Configurable register supporting DDR2 Registered DIMM.

📥 Download Datasheet

Datasheet preview – SSTU32864

Datasheet Details

Part number SSTU32864
Manufacturer NXP
File Size 137.11 KB
Description 1.8V confgurable registered buffer
Datasheet download datasheet SSTU32864 Datasheet
Additional preview pages of the SSTU32864 datasheet.

📁 Similar Datasheet

  • SST108 - N-Channel JFET Switch (Calogic)
  • SST108 - Switching (Micross)
  • SST108 - N-Channel JFETs (Vishay)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST109 - Switching (Micross)
  • SST109 - N-Channel JFETs (Vishay)
  • SST110 - N-Channel JFET Switch (Calogic)
  • SST110 - Switching (Micross)
  • SST110 - N-Channel JFETs (Vishay)
  • SST111 - N-Channel JFETs (Vishay)
Other Datasheets by NXP
  • SSTU32865 - 28-bit 1:2 registered buffer
  • SSTU32866 - 1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer
  • SSTUA32864 - configurable registered buffer
  • SSTUA32866 - configurable registered buffer
  • SSTUB32866 - configurable registered buffer
  • SSTUB32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity
  • SSTUH32864 - 1.8 V high output drive configurable registered buffer
  • SSTUH32865 - 1.8V 28-bit high output drive 1:2 registered buffer

Full PDF Text Transcription

Click to expand full text
SSTU32864 1.8 V configurable registered buffer for DDR2 RDIMM applications Rev. 01 — 12 July 2004 www.DataSheet4U.com Objective data 1. Description The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation. All clock and data inputs are compatible with the JEDEC standard to SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The SSTU32864 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when LOW) to B configuration (when HIGH).
Published: |