Datasheet4U Logo Datasheet4U.com

SSTUA32866 - configurable registered buffer

Datasheet Summary

Description

The SSTUA32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function.

It is defined in accordance with the JEDEC standard for the SSTUA32866 registered buffer.

Features

  • s s s s s s s s s s s s s s Configurable register supporting DDR2 up to 667 MT/s Registered DIMM.

📥 Download Datasheet

Datasheet preview – SSTUA32866

Datasheet Details

Part number SSTUA32866
Manufacturer NXP
File Size 169.82 KB
Description configurable registered buffer
Datasheet download datasheet SSTUA32866 Datasheet
Additional preview pages of the SSTUA32866 datasheet.

📁 Similar Datasheet

  • SST108 - N-Channel JFET Switch (Calogic)
  • SST108 - Switching (Micross)
  • SST108 - N-Channel JFETs (Vishay)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST109 - Switching (Micross)
  • SST109 - N-Channel JFETs (Vishay)
  • SST110 - N-Channel JFET Switch (Calogic)
  • SST110 - Switching (Micross)
  • SST110 - N-Channel JFETs (Vishay)
  • SST111 - N-Channel JFETs (Vishay)
Other Datasheets by NXP
  • SSTUA32864 - configurable registered buffer
  • SSTU32864 - 1.8V confgurable registered buffer
  • SSTU32865 - 28-bit 1:2 registered buffer
  • SSTU32866 - 1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer
  • SSTUB32866 - configurable registered buffer
  • SSTUB32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity
  • SSTUH32864 - 1.8 V high output drive configurable registered buffer
  • SSTUH32865 - 1.8V 28-bit high output drive 1:2 registered buffer

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SSTUA32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications Rev. 01 — 15 July 2005 Product data sheet 1. General description The SSTUA32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function. It is defined in accordance with the JEDEC standard for the SSTUA32866 registered buffer. The register is configurable (using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter configuration can be designated as Register A or Register B on the DIMM.
Published: |