Datasheet4U Logo Datasheet4U.com

SSTU32865 - 28-bit 1:2 registered buffer

Datasheet Summary

Description

The SSTU32865 is a 1.8 V 28-bit 1:2 register specifically designed for use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules.

Features

  • s 28-bit data register supporting DDR2 s Fully compliant to JEDEC standard JESD82-9 s Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (i. e. 2 × SSTU32864 or 2 × SSTU32866) s Parity checking function across 22 input data bits s Parity out signal s Controlled output impedance drivers enable optimal signal integrity and speed s Exceeds JESD82-9 speed performance (1.8 ns max. single-bit switching propagation delay, 2.0 ns max. mass-switc.

📥 Download Datasheet

Datasheet preview – SSTU32865

Datasheet Details

Part number SSTU32865
Manufacturer NXP
File Size 178.11 KB
Description 28-bit 1:2 registered buffer
Datasheet download datasheet SSTU32865 Datasheet
Additional preview pages of the SSTU32865 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SSTU32865 1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM applications Rev. 02 — 28 September 2004 Product data sheet 1. General description The SSTU32865 is a 1.8 V 28-bit 1:2 register specifically designed for use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the functionality of the normally required two registers in a single package, thereby freeing up board real-estate and facilitating routing to accommodate high-density Dual In-line Memory Module (DIMM) designs.
Published: |