Datasheet4U Logo Datasheet4U.com

SSTUH32866 - 1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer

Description

The SSTUH32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function.

It is defined in accordance with the JEDEC JESD82-7 standard for the SSTU32864 registered buffer, while adding the parity checking function in a compatible pinout.

Features

  • s Configurable register supporting DDR2 Registered DIMM.

📥 Download Datasheet

Datasheet preview – SSTUH32866

Datasheet Details

Part number SSTUH32866
Manufacturer NXP Semiconductors
File Size 186.62 KB
Description 1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer
Datasheet download datasheet SSTUH32866 Datasheet
Additional preview pages of the SSTUH32866 datasheet.

📁 Similar Datasheet

  • SST108 - N-Channel JFET Switch (Calogic)
  • SST108 - Switching (Micross)
  • SST108 - N-Channel JFETs (Vishay)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST109 - Switching (Micross)
  • SST109 - N-Channel JFETs (Vishay)
  • SST110 - N-Channel JFET Switch (Calogic)
  • SST110 - Switching (Micross)
  • SST110 - N-Channel JFETs (Vishay)
  • SST111 - N-Channel JFETs (Vishay)
Other Datasheets by NXP
  • SSTUH32864 - 1.8 V high output drive configurable registered buffer
  • SSTUH32865 - 1.8V 28-bit high output drive 1:2 registered buffer
  • SSTU32864 - 1.8V confgurable registered buffer
  • SSTU32865 - 28-bit 1:2 registered buffer
  • SSTU32866 - 1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer
  • SSTUA32864 - configurable registered buffer
  • SSTUA32866 - configurable registered buffer
  • SSTUB32866 - configurable registered buffer

Full PDF Text Transcription

Click to expand full text
SSTUH32866 Rev. 01 — 13 May 2005 www.DataSheet4U.com 1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications Product data sheet 1. General description The SSTUH32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function. It is defined in accordance with the JEDEC JESD82-7 standard for the SSTU32864 registered buffer, while adding the parity checking function in a compatible pinout. The JEDEC standard for SSTUH32866 is pending publication. The register is configurable (using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter configuration can be designated as Register A or Register B on the DIMM.
Published: |