Datasheet4U Logo Datasheet4U.com

DM74LS194A - 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the

Key Features

  • a system designer may want in a shift register they feature parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode cont.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS194A 4-Bit Bidirectional Universal Shift Register Fairchild Semiconductor
DM74LS191 Synchronous 4-Bit Up/Down Counter Fairchild Semiconductor
DM74LS193 Synchronous 4-Bit Binary Counter Fairchild Semiconductor
DM74LS10 Triple 3-Input NAND Gate Fairchild Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DM74LS190 Synchronous 4-Bit Up/Down Counters
DM74LS191 Synchronous 4-Bit Up/Down Counters
DM74LS192 Up/Down Decade Counter
DM74LS196 PRESETTABLE DECADE COUNTER
DM74LS197 Presettable Binary Counters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS194A DM74LS194A 4-Bit Bidirectional Universal Shift Register June 1989 54LS194A DM74LS194A 4-Bit Bidirectional Universal Shift Register General Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register they feature parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs S0 and S1 high The data is loaded in