Datasheet4U Logo Datasheet4U.com

MC100EL91 - Triple PECL to ECL Translator

General Description

The MC100EL91 is a triple PECL input to ECL output translator.

5 V ECL output signals.

3.3 V ECL output, see MC100LV

Key Features

  • 670 ps Typical Propagation Delay.
  • ESD Protection: > 2 kV Human Body Model.
  • The 100 Series Contains Temperature Compensation.
  • Operating Range:.
  • VCC = 4.75 V to 5.5 V.
  • VEE =.
  • 4.2 V to.
  • 5.5 V; GND = 0 V.
  • Internal Input Pulldown Resistors.
  • Q Output will Default LOW with Inputs Open or at GND.
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test.
  • Moisture Sensitivity Level: 3 (Pb-Free).

📥 Download Datasheet

Datasheet Details

Part number MC100EL91
Manufacturer onsemi
File Size 130.68 KB
Description Triple PECL to ECL Translator
Datasheet download datasheet MC100EL91 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EL91 Triple PECL to ECL Translator Motorola
MC100EL90 Triple ECL to PECL Translator Motorola
MC100EL01 4-input OR/NOR Motorola
MC100EL01 5V ECL 4-Input OR/NOR onsemi
MC100EL04 2-input AND/NAND Motorola

Other Datasheets by onsemi

Part Number Description
MC100EL90 Triple ECL to PECL Translator
MC100EL04 2-Input AND/NAND
MC100EL05 2-Input Differential AND/NAND
MC100EL07 2-Input XOR/XNOR
MC100EL11 1:2 Differential Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC100EL91 5 V Triple PECL Input to -5 V ECL Output Translator Description The MC100EL91 is a triple PECL input to ECL output translator. The device receives standard voltage differential PECL signals, determined by the VCC supply level, and translates them to differential −5 V ECL output signals. (For translation of LVPECL to −3.3 V ECL output, see MC100LVEL91.) To accomplish the level translation, the EL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01ĂmF capacitors. Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND.