NC7SZ74 - TinyLogic UHS D-Type Flip-Flop

onsemi

General Description

The NC7SZ74 is a single, D type, CMOS flip flop with preset and clear from onsemi ultra high

speed series of TinyLogic.

Key Features

Ultra.
High Speed: tPD 2.6 ns (Typical) into 50 pF at 5 V VCC.
High Output Drive: ±24 mA at 3 V VCC.
Broad VCC Operating Range: 1.65 V to 5.5 V.
Power Down High.
Impedance Inputs/Outputs.
Over.
Voltage Tolerance Inputs Facilitate 5 V to 3 V Translation.
Proprietary Noise/EMI Reduction Circuitry.

📥 Download Datasheet

NC7SZ74 tinylogic uhs d-type flip-flop by onsemi - Datasheet Preview

Datasheet Details

Part number	NC7SZ74
Manufacturer	onsemi
File Size	466.66 KB
Description	TinyLogic UHS D-Type Flip-Flop
Datasheet	NC7SZ74 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
NC7SZ74	TinyLogic UHS D-Type Flip-Flop	Fairchild
NC7SZ00	UHS 2-Input NAND Gate	Fairchild
NC7SZ02	UHS 2-Input NOR Gate	Fairchild
NC7SZ04	TinyLogic UHS Inverter	Fairchild
NC7SZ05	TinyLogic UHS Inverter	Fairchild

Other Datasheets by onsemi

Part Number	Description
NC7SZ00	UHS Two-Input NAND Gate
NC7SZ02	TinyLogic UHS Two-Input NOR Gate
NC7SZ04	TinyLogic UHS Inverter
NC7SZ05	TinyLogic UHS Inverter
NC7SZ08	TinyLogic UHS Two-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

TinyLogic UHS D-Type, Flip-Flop with Preset and Clear NC7SZ74 Description The NC7SZ74 is a single, D−type, CMOS flip−flop with preset and clear from onsemi ultra high−speed series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive, while maintaining low static power dissipation over a very broad VCC operating range of 1.65 V to 5.5 V VCC. The inputs and outputs are high impedance when VCC is 0 V. Inputs tolerate voltages up to 5.5 V, independent of VCC operating voltage. The signal level applied to the D input is transferred to the Q output during the positive−going transition of the CLK pulse. Features • Ultra−High Speed: tPD 2.