PI6LC48S25A Datasheet PDF (Ethernet Network Clock Generator) | Download Pericom Semiconductor PI6LC48S25A

PI6LC48S25A - Ethernet Network Clock Generator

Description

The PI6LC48S25A is an LC VCO based low phase noise design intended for 10GbE applications.

Typical 10GbE usage assumes a 25MHz crystal input, while the PLL loop is used to generate the 156.25MHz and other Ethernet clock frequencies.

Features

ÎÎ3.3V & 2.5V supply voltage ÎÎCrystal/CMOS input: 25 MHz ÎÎDifferential input: 25MHz, 125MHz, and 156.25 MHz ÎÎOutput frequencies: 312.5, 156.25, 125, 100, 50, 25MHz ÎÎ4 Output banks with selectable output signaling: LVPECL or LVDS ÎÎLow 0.3ps typical integrated phase noise design: 156.25MHz (12kHz to 20MHz) ÎÎPLL Bypass mode for test ÎÎPower supply noise rejection: -52 dBc typical @ VDD ÎÎPackaging (Pb-free & Green): 56-lead 8×8mm TQFN ÎÎIndustrial temperature support: -40C to 85C.

Datasheet Details

Part number	PI6LC48S25A
Manufacturer	Pericom Semiconductor
File Size	665.90 KB
Description	Ethernet Network Clock Generator
Datasheet	PI6LC48S25A Datasheet
Additional preview pages of the PI6LC48S25A datasheet.

📁 Similar Datasheet

PI6008K - FHD HDR ISP (Pixelplus)

PI6049A - Contact Image Sensor (AMI SEMICONDUCTOR)

PI632BZ - MOSFET (UNIKC)

PI6C103 - Precision Clock Synthesizer (Pericom Semiconductor Corporation)

PI6C106 - Pentium/Pro System Clock Chip (Pericom Semiconductor Corporation)

PI6C18551 - 3.3V/5V 1 to 4 Clock Buffer (Pericom Semiconductor Corporation)

PI6C2405A - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)

PI6C2408 - 3.3V 4+4 Ouptut Zero-delay Clock Driver (Pericom Semiconductor Corporation)

PI6C2409 - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)

PI6C2502 - Phase-Locked Loop Clock Driver (Pericom Semiconductor Corporation)

Full PDF Text Transcription

Click to expand full text

PI6LC48S25A Next Generation HiFlexTM Ethernet Network Clock Generator Features ÎÎ3.3V & 2.5V supply voltage ÎÎCrystal/CMOS input: 25 MHz ÎÎDifferential input: 25MHz, 125MHz, and 156.25 MHz ÎÎOutput frequencies: 312.5, 156.25, 125, 100, 50, 25MHz ÎÎ4 Output banks with selectable output signaling: LVPECL or LVDS ÎÎLow 0.3ps typical integrated phase noise design: 156.25MHz (12kHz to 20MHz) ÎÎPLL Bypass mode for test ÎÎPower supply noise rejection: -52 dBc typical @ VDD ÎÎPackaging (Pb-free & Green): 56-lead 8×8mm TQFN ÎÎIndustrial temperature support: -40C to 85C Description The PI6LC48S25A is an LC VCO based low phase noise design intended for 10GbE applications. Typical 10GbE usage assumes a 25MHz crystal input, while the PLL loop is used to generate the 156.

Published: May 13, 2016 |