Datasheet4U Logo Datasheet4U.com

PI6CV855 - PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory

Description

PI6CV855 PLL clock device is developed for SSTL_DDR SDRAM applications.

This PLL Clock Buffer is designed for 2.5 VDDQ and 2.5V AVDD operation and differential data input and output levels.

Features

  • • PLL clock distribution optimized for SSTL_2 DDR SDRAM.

📥 Download Datasheet

Datasheet Details

Part number PI6CV855
Manufacturer Pericom Semiconductor Corporation
File Size 303.16 KB
Description PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory
Datasheet download datasheet PI6CV855 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PI6C105 Precision Clock Synthesizer Pericom Semiconductor
PI6C10804 1:4 Networking Clock Buffer Pericom Semiconductor
PI6C10806 Low Skew 1:6 Crystal to LVCMOS Clock Buffer Pericom Semiconductor
PI6C185-00 Precision 1-7 Clock Buffer Pericom Semiconductor
PI6C185-01 Precision 1-5 Clock Buffer Pericom Semiconductor

Other Datasheets by Pericom Semiconductor Corporation

Part Number Description
PI6CV857B 1:10 PLL Clock Driver
PI6CV857L PLL Clock Driver
PI6CV2304 160 MHz Clock Buffers
PI6CV304 160 MHz Clock Buffers
PI6CVF857 1:10 PLL Clock Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Product Features • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs (CLK,CLK) and (FBIN,FBIN): SSTL_2 • Outputs (Yx, Yx), (FBOUT, FBOUT): SSTL_2 • External feedback pins (FBIN,FBIN) are used to synchronize the outputs to the clock input. • Operates at AVDD = 2.5V for core circuit and internal PLL, and VDDQ = 2.
Datasheet originally released: |