Datasheet4U Logo Datasheet4U.com

PLL103-11 Low Skew Buffers

PLL103-11 Description

PLL103-11 Low Skew Buffers .
Name SDRAM (0:5) SDRAM (6:11) SDRAM 12 www.

PLL103-11 Features

* Generates 13 copies of High-speed clock inputs. Supports up to three SDRAM DIMMS synchronous clocks.
* Supports 2-wire I2C serial bus interface with readback.
* 50% duty cycle with low jitter.
* Less than 5ns delay. www. DataSheet4U. com
* Skew between any outputs is le

📥 Download Datasheet

Preview of PLL103-11 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1070A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

📌 All Tags

PhaseLink Corporation PLL103-11-like datasheet