PLL1000A, PLL1000A_Z Datasheet - Z-Communications

PLL1000A PHASE LOCKED LOOP

NOTES: Reference Oscillator Signal: 5 MHz

PLL1000A Features

* Frequency Range: 988 - 1028 MHz

* Step Size: 1000 KHz

* PLL - Style Package APPLICATIONS

* Basestations

* Mobile Radios

* Satellite Communications PERFORMANCE SPECIFICATIONS Frequency Range RMS Phase Error (100 Hz - 100 KHz) Harmonic Suppression (2nd

Datasheet Details

PLL1000A, PLL1000A_Z

Z-Communications

103.91 KB

Phase locked loop.

This datasheet PDF includes multiple part numbers: PLL1000A, PLL1000A_Z.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

PLL102-03 Low Skew Output Buffer (PhaseLink Corporation)

PLL102-04 Low Skew Output Buffer (PhaseLink Corporation)

PLL102-05 Low Skew Output Buffer (PhaseLink Corporation)

PLL102-10 Low Skew Output Buffer (PhaseLink Corporation)

PLL102-108 Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

PLL102-109 Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

PLL102-15 Low Skew Output Buffer (PhaseLink Corporation)

PLL103-01 Low Skew Buffer (PhaseLink Corporation)

TAGS

PLL1000A PLL1000A_Z PHASE LOCKED LOOP Z-Communications

PLL1000A Distributor