Part number:
PLL102-10
Manufacturer:
PhaseLink Corporation
File Size:
213.29 KB
Description:
Low skew output buffer.
PLL102-10 Datasheet (213.29 KB)
* Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.
* Zero input - output delay.
* Less than 700 ps device - device skew.
* Less than 250 ps skew between outputs. www.DataSheet4U.com
* Le
PLL102-10 Datasheet (213.29 KB)
PLL102-10
PhaseLink Corporation
213.29 KB
Low skew output buffer.
📁 Related Datasheet
PLL102-108 Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
PLL102-109 Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
PLL102-15 Low Skew Output Buffer (PhaseLink Corporation)
PLL102-03 Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 Low Skew Output Buffer (PhaseLink Corporation)
PLL1000A PHASE LOCKED LOOP (Z-Communications)
PLL103-01 Low Skew Buffer (PhaseLink Corporation)
PLL103-02 DDR SDRAM Buffer (PhaseLink Corporation)
PLL103-03 DDR SDRAM Buffer (PhaseLink Corporation)
