PLL102-108 Programmable DDR Zero Delay Clock Driver

PhaseLink Corporation

Description

PLL102-108 Programmable DDR Zero Delay Clock Driver .
The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock o.

📥 Download Datasheet

PLL102-108 Datasheet Preview — Preview of PLL102-108 PDF

Datasheet Specifications

Part number: PLL102-108
Manufacturer: PhaseLink Corporation
File Size: 198.33 KB
Datasheet: PLL102-108_PhaseLinkCorporation.pdf
Description: Programmable DDR Zero Delay Clock Driver

PLL102-108 Distributors

📁 Related Datasheet

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1070A - PHASE LOCKED LOOP (Z-Communications)
PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)

📌 All Tags

Programmable DDR Zero Delay Clock Driver PhaseLink Corporation

PhaseLink Corporation PLL102-108-like datasheet