PLL102-15 Low Skew Output Buffer

PhaseLink Corporation

Description

PLL102-15 Low Skew Output Buffer .
The PLL102 -15 is a high performance, low skew, low jitter zero delay buffer designed to di stribute high speed clocks and is available in 8 -pin SOI.

📥 Download Datasheet

PLL102-15 Datasheet Preview — Preview of PLL102-15 PDF

Datasheet Specifications

Part number: PLL102-15
Manufacturer: PhaseLink Corporation
File Size: 141.06 KB
Datasheet: PLL102-15_PhaseLinkCorporation.pdf
Description: Low Skew Output Buffer

Features

* Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference clock to pass to the outputs (up to 33kHz SST modulation).
* Zero input - output delay.
* Less than 700 ps device - device skew.
* Less than 250 ps skew between outputs.

Applications

* requiring zero output-output skew, all the outputs must equally loaded. www. DataSheet4U. com If the CLK(1-3) outputs are less loaded than CLKOUT, CLK(1-3) outputs will lead it; if the CLK(1-3) is more loaded than CLKOUT, CLK(1-3) will lag the CLKOUT. Since the CLKOUT and the CLK(1-3) outputs are ide

PLL102-15 Distributors

📁 Related Datasheet

PLL1000A PLL1070A PLL1700 PLL1705 PLL1706 PLL1707

📌 All Tags

PLL102-15 Low Skew Output Buffer PhaseLink Corporation

PhaseLink Corporation PLL102-15-like datasheet