PLL102-109 Datasheet, Driver, PhaseLink Corporation

PLL102-109 Features

  • Driver PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz.
  • Distributes one clock Input to one bank of six differential outputs.
  • Track spre

PDF File Details

Part number:

PLL102-109

Manufacturer:

PhaseLink Corporation

File Size:

199.76kb

Download:

📄 Datasheet

Description:

Programmable ddr zero delay clock driver. The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one

Datasheet Preview: PLL102-109 📥 Download PDF (199.76kb)
Page 2 of PLL102-109 Page 3 of PLL102-109

TAGS

PLL102-109
Programmable
DDR
Zero
Delay
Clock
Driver
PhaseLink Corporation

📁 Related Datasheet

PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-10 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
PLL102-108 Programmable DDR Zero Delay Clock Driver FEATURES PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz. • D.

PLL102-15 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-15 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference c.

PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-03 Low Skew Output Buffer FEATURES Frequency range 75 ~ 180MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spectrum modulation on reference cl.

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A 9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722 PHASE LOCKED LOOP Rev A PHASE NOISE (1 Hz BW, typical) .Data.

PLL103-01 - Low Skew Buffer (PhaseLink Corporation)
PLL103-01 Low Skew Buffers FEATURES Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks. • Supports 2-wi.

PLL103-02 - DDR SDRAM Buffer (PhaseLink Corporation)
PLL103-02 DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS FEATURES • Generates 24 output buffers from one input. • Supports up to four DDR DIMMS. • .

PLL103-03 - DDR SDRAM Buffer (PhaseLink Corporation)
Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one input. Supports up to 4 DDR DIM.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts