PLL102-04 Datasheet, Buffer, PhaseLink Corporation

PLL102-04 Features

• Buffer Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation).
• Zero inp

PDF File Details

Part number:

PLL102-04

Manufacturer:

PhaseLink Corporation

File Size:

269.36kb

Download:

📄 Datasheet

Description:

Low skew output buffer. The PLL102-04 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available

PLL102-04 Application

• Applications requiring zero output-output skew, all the outputs must equally loaded. www.DataSheet4U.com If the CLK(1-4) outputs are less loaded th

TAGS

PLL102-04

PhaseLink Corporation

📁 Related Datasheet

PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-03 Low Skew Output Buffer FEATURES Frequency range 75 ~ 180MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spectrum modulation on reference cl.

PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-10 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
PLL102-108 Programmable DDR Zero Delay Clock Driver FEATURES PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz. • D.

PLL102-109 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Preliminary PLL102-109 Programmable DDR Zero Delay Clock Driver FEATURES PLL clock distribution optimized for Double Data Rate SDRAM application up .

PLL102-15 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-15 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference c.

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A 9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722 PHASE LOCKED LOOP Rev A PHASE NOISE (1 Hz BW, typical) .Data.

PLL103-01 - Low Skew Buffer (PhaseLink Corporation)
PLL103-01 Low Skew Buffers FEATURES Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks. • Supports 2-wi.

PLL103-02 - DDR SDRAM Buffer (PhaseLink Corporation)
PLL103-02 DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS FEATURES • Generates 24 output buffers from one input. • Supports up to four DDR DIMMS. • .

PLL103-03 - DDR SDRAM Buffer (PhaseLink Corporation)
Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one input. Supports up to 4 DDR DIM.