* Frequency Range: 1690 - 1760 MHz
* Step Size: 50 KHz
* PLL - Style Package APPLICATIONS
* Telecommunications
* Satellite
* Telemetry PERFORMANCE SPECIFICATIONS Frequency Range RMS Phase Error (100 Hz - 100 KHz) Harmonic Suppression (2nd, typ.) Sideba
PLL1720A Datasheet (106.42 KB)
PLL1720A
Z-Communications
106.42 KB
Phase locked loop.
PLL1720A
9939 Via Pasar
* San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722
PHASE LOCKED LOOP
Rev A1
PHASE NOISE (1 Hz BW, typical)
.
📁 Related Datasheet
PLL1700 MULTI-CLOCK GENERATOR (Burr-Brown)
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707-Q1 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
PLL1708 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)
PLL1000A PHASE LOCKED LOOP (Z-Communications)
PLL102-03 Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 Low Skew Output Buffer (PhaseLink Corporation)
