PLL0930A Datasheet, Loop, Z-Communications

PLL0930A Features

• Loop
• Frequency Range: 900 - 960 MHz
• Step Size: 100 KHz
• PLL - Style Package APPLICATIONS
• Basestations
• Mobile Radios
• Satellite Commu

PDF File Details

Part number:

PLL0930A

Manufacturer:

Z-Communications

File Size:

134.41kb

Download:

📄 Datasheet

Description:

Phase locked loop. NOTES: Reference Oscillator Signal: 5 MHz< f o s c <40 MHz www.DataSheet4U.com www.DataSheet4U.com © Z-Communications, Inc. Page 1

PLL0930A Application

• Applications
• Basestations
• Mobile Radios
• Satellite Communications PERFORMANCE SPECIFICATIONS Frequency Range RMS Phase

TAGS

PLL0930A

Z-Communications

📁 Related Datasheet

PLL0210A - PHASE LOCKED LOOP (Z-Communications)
( D a t a S h e e t : w w w . D a t a S h e e t 4 U . c o m ) PLL0210A 9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722.

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A 9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722 PHASE LOCKED LOOP Rev A PHASE NOISE (1 Hz BW, typical) .Data.

PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-03 Low Skew Output Buffer FEATURES Frequency range 75 ~ 180MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spectrum modulation on reference cl.

PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-10 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
PLL102-108 Programmable DDR Zero Delay Clock Driver FEATURES PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz. • D.

PLL102-109 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Preliminary PLL102-109 Programmable DDR Zero Delay Clock Driver FEATURES PLL clock distribution optimized for Double Data Rate SDRAM application up .

PLL102-15 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-15 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference c.

PLL103-01 - Low Skew Buffer (PhaseLink Corporation)
PLL103-01 Low Skew Buffers FEATURES Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks. • Supports 2-wi.