Datasheet4U Logo Datasheet4U.com

PLL103-04 1-to-4 Clock Distribution Buffer

PLL103-04 Description

Preliminary PLL103-04 1-to-4 Clock Distribution Buffer .
The PLL103-04 is a 1-to-4 Clock Distribution Buffer, reproducing the reference input frequency (FIN) at 4 different outputs.

PLL103-04 Features

* 4 outputs identical to FIN. Low skew (< 250 ps between outputs). Input / Output frequency range 0
* 160 MHz 25mA drive capability at TTL levels. 70mA drive capability at CMOS levels. Output enable mode available to tri-state all outputs. www. DataSheet4U. com
* 3.3V operation.

📥 Download Datasheet

Preview of PLL103-04 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL103-04
Manufacturer
PhaseLink Corporation
File Size
150.92 KB
Datasheet
PLL103-04_PhaseLinkCorporation.pdf
Description
1-to-4 Clock Distribution Buffer

📁 Related Datasheet

  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1070A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

📌 All Tags

PhaseLink Corporation PLL103-04-like datasheet