Datasheet4U Logo Datasheet4U.com

PLL103-07 Datasheet, Buffer, PhaseLink Corporation

✔ PLL103-07 Features

✔ PLL103-07 Application

PDF File Details

Manufacture Logo for PhaseLink Corporation
PhaseLink Corporation manufacturer logo

Part number:

PLL103-07

Manufacturer:

PhaseLink Corporation

File Size:

175.36kb

Download:

📄 Datasheet

Description:

2 dimm ddr fanout buffer. The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outp

Datasheet Preview: PLL103-07 📥 Download PDF (175.36kb)
Page 2 of PLL103-07 Page 3 of PLL103-07

📁 Related Datasheet

PLL103-01 - Low Skew Buffer (PhaseLink Corporation)
PLL103-01 Low Skew Buffers FEATURES Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks. • Supports 2-wi.
PLL103-02 - DDR SDRAM Buffer (PhaseLink Corporation)
PLL103-02 DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS FEATURES • Generates 24 output buffers from one input. • Supports up to four DDR DIMMS. • .
PLL103-03 - DDR SDRAM Buffer (PhaseLink Corporation)
Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one input. Supports up to 4 DDR DIM.
PLL103-05 - 1-to-5 Clock Distribution Buffer (PhaseLink Corporation)
Preliminary PLL103-05 1-to-5 Clock Distribution Buffer FEATURES • • • • • • • 5 outputs identical to FIN. Low skew (< 250 ps between outputs). Input.
PLL103-06 - DDR SDRAM Buffer (PhaseLink Corporation)
Preliminary PLL103-06 DDR SDRAM Buffer with 2 DDR or 3 SDRAM DIMMS FEATURES Generates 12-output buffers from one input. Supports up to 2 DDR DIMMS o.
PLL103-11 - Low Skew Buffers (PhaseLink Corporation)
PLL103-11 Low Skew Buffers FEATURES Generates 13 copies of High-speed clock inputs. Supports up to three SDRAM DIMMS synchronous clocks. • Supports 2-.
PLL103-53 - DDR SDRAM Buffer (PhaseLink Corporation)
Preliminary PLL103-53 DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS FEATURES Generates 30-output buffers from one input. Supports up to 4 DDR DIM.
PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A 9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722 PHASE LOCKED LOOP Rev A PHASE NOISE (1 Hz BW, typical) .Data.
PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-03 Low Skew Output Buffer FEATURES Frequency range 75 ~ 180MHz. Internal phase locked loop will allow spread spectrum modulation on reference c.

TAGS

PLL103-07 DIMM DDR Fanout Buffer PhaseLink Corporation