PLL601-12 - Dual Output PLL Clock

Product Overview

PhaseLink

Part number	PLL601-12
Manufacturer	PhaseLink
File Size	106.20 KB
Description	Dual Output PLL Clock
Datasheet	PLL601-12 Datasheet
Additional preview pages of the PLL601-12 datasheet.

The PLL601-12 is a highly flexible XO with selectable multipliers and two CMOS outputs (one of which can be selected to be REF_CLK).

📁 Similar Datasheet

PLL0210A - PHASE LOCKED LOOP (Z-Communications)
PLL0930A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

Other Datasheets by PhaseLink

Published: Feb 10, 2006 |