Datasheet4U Logo Datasheet4U.com

PLL601-12 Dual Output PLL Clock

PLL601-12 Description

m Preliminary PLL601-12 o c .Output PLL Clock with Selectable Odd Multiplier Dual U t4 .
The PLL601-12 is a highly flexible XO with selectable multipliers and two CMOS outputs (one of which can be selected to be REF_CLK).

PLL601-12 Features

* e PIN CONFIGURATION e (Top View) h
* Selectable multipliers (x2.5, x2.75, x3, x4.25, x5, x5.5, x5.75, S x6, x6.25, x10, x11, x11.5, x12, a x12.5). t
* Crystala range from 13MHz to 31MHz (see SelecD tion Table for detailed acceptable input ranges). .
* w Maximum output frequen

📥 Download Datasheet

Preview of PLL601-12 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL601-12
Manufacturer
PhaseLink
File Size
106.20 KB
Datasheet
PLL601-12_PhaseLink.pdf
Description
Dual Output PLL Clock

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Dual Output PLL Clock PhaseLink
PhaseLink PLL601-12-like datasheet