Datasheet4U Logo Datasheet4U.com

PLL601-12 - Dual Output PLL Clock

General Description

The PLL601-12 is a highly flexible XO with selectable multipliers and two CMOS outputs (one of which can be selected to be REF_CLK).

Key Features

  • e PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL601-12
Manufacturer PhaseLink
File Size 106.20 KB
Description Dual Output PLL Clock
Datasheet download datasheet PLL601-12 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL0210A PHASE LOCKED LOOP Z-Communications
PLL0930A PHASE LOCKED LOOP Z-Communications
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL102-03 Low Skew Output Buffer PhaseLink Corporation
PLL102-04 Low Skew Output Buffer PhaseLink Corporation

Other Datasheets by PhaseLink

Part Number Description
PLL601-15 Low Phase Noise PLL Clock Multiplier
PLL601-01 Low Phase Noise PLL Clock Multiplier
PLL601-02 Low Phase Noise PLL Clock Multiplier
PLL600-10 (PLL600-10/20/30) Ultra Low Current XO
PLL600-17 (PLL600-17/27/37) Ultra Low Current XO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
m Preliminary PLL601-12 o c . Output PLL Clock with Selectable Odd Multiplier Dual U t4 FEATURES e PIN CONFIGURATION e (Top View) h • Selectable multipliers (x2.5, x2.75, x3, x4.25, x5, x5.5, x5.75, S x6, x6.25, x10, x11, x11.5, x12, a x12.5). t • Crystala range from 13MHz to 31MHz (see SelecD tion Table for detailed acceptable input ranges). . • w Maximum output frequency: 312.5MHz •w 2 CMOS outputs. w• Selectable output drive (Standard or High-Drive). VDD 1 2 3 4 5 6 7 14 13 12 11 10 9 8 S0^ S1^ PLL 601-12 XIN XOUT S3^ S2^ REF_SEL^ CLK2/ REF_CLK VDD • • • Selectable REF_CLK output. 3.3V operation. Available in 14-Pin SOP. DESCRIPTIONS The PLL601-12 is a highly flexible XO with selectable multipliers and two CMOS outputs (one of which can be selected to be REF_CLK).