Datasheet4U Logo Datasheet4U.com

PLL601-02 Low Phase Noise PLL Clock Multiplier

PLL601-02 Description

.
The PLL601-02 is a low cost, high performance and low phase noise clock synthesizer.

PLL601-02 Features

* w
* w w Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 10-27MHz crystal or clock. Integrated crystal load capacitor: no external load capacitor required. Output clocks

PLL601-02 Applications

* MULTIPLIER SELECT TABLE BLOCK DIAGRAM S3 S1 S0 ROM Based Multipliers w w w . D t a S a e h S3 0 0 0 0 1 1 1 1 t e S1 0 0 1 1 0 0 1 1 U 4 8 . c m o GND S0 0 1 0 1 0 1 0 1 CLK Test Reserved 4x Input (Low Frequency VCO
* ) 8x Input (Low Frequency VCO
* ) Reserved XO Frequency Pass t

📥 Download Datasheet

Preview of PLL601-02 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL601-02
Manufacturer
PhaseLink
File Size
75.43 KB
Datasheet
PLL601-02_PhaseLink.pdf
Description
Low Phase Noise PLL Clock Multiplier

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Low Phase Noise PLL Clock Multiplier PhaseLink
PhaseLink PLL601-02-like datasheet