Datasheet4U Logo Datasheet4U.com

PLL130-05 - High Speed Translator Buffer to PECL

Datasheet Summary

Description

The PLL130-05 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.3GHz.

It provides one pair of differential PECL outputs.

Any input signal with at least 100mV swing can be used as reference signal.

Features

  • Differential PECL output Single AC coupled input (min. 100mV swing). Input range from DC to 1.0 GHz. 2.5V to 3.3V operation. Available in 3x3mm QFN. GND GND www. DataSheet4U. com PIN.

📥 Download Datasheet

Datasheet preview – PLL130-05

Datasheet Details

Part number PLL130-05
Manufacturer PhaseLink Corporation
File Size 240.74 KB
Description High Speed Translator Buffer to PECL
Datasheet download datasheet PLL130-05 Datasheet
Additional preview pages of the PLL130-05 datasheet.

📁 Similar Datasheet

  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1070A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)
  • PLL1720A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
Other Datasheets by PhaseLink Corporation

Full PDF Text Transcription

Click to expand full text
PLL130-05 High Speed Translator Buffer to PECL (Enable Low) FEATURES • • • • • Differential PECL output Single AC coupled input (min. 100mV swing). Input range from DC to 1.0 GHz. 2.5V to 3.3V operation. Available in 3x3mm QFN. GND GND www.DataSheet4U.com PIN CONFIGURATION (TOP VIEW) GND 9 VDD 11 VDD 13 14 15 16 12 VDD 10 8 7 6 5 PECL_BAR VDD PECL GND PLL130-05 1 2 3 4 GND OE V DESCRIPTION The PLL130-05 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.3GHz. It provides one pair of differential PECL outputs. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from sine wave, TTL, CMOS, or LVDS to PECL.
Published: |