Datasheet4U Logo Datasheet4U.com

PLL130-08 - High Speed Translator Buffer to PECL

General Description

The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz.

It provides a pair of differential PECL output.

Any input signal with at least 100mV swing can be used as reference signal.

Key Features

  • Differential PECL output Single AC coupled input (min. 100mV swing). Input range from DC to 1.0 GHz. 2.5V to 3.3V operation. Available in 8-Pin SOIC or 3x3mm QFN. PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL130-08
Manufacturer PhaseLink Corporation
File Size 273.05 KB
Description High Speed Translator Buffer to PECL
Datasheet download datasheet PLL130-08 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL1070A PHASE LOCKED LOOP Z-Communications
PLL1700 MULTI-CLOCK GENERATOR Burr-Brown
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL130-05 High Speed Translator Buffer to PECL
PLL130-07 High Speed Translator Buffer to CMOS
PLL130-09 High Speed Translator Buffer to LVDS
PLL130-68 High Speed Translator Buffers
PLL130-69 High Speed Translator Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PLL130-08 High Speed Translator Buffer to PECL FEATURES • • • • • Differential PECL output Single AC coupled input (min. 100mV swing). Input range from DC to 1.0 GHz. 2.5V to 3.3V operation. Available in 8-Pin SOIC or 3x3mm QFN. PIN CONFIGURATION (TOP VIEW) GND REF_IN GND PECL 1 2 3 4 8 7 6 5 VDD GND PECL_BAR VDD PLL130-08 www.DataSheet4U.com DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from sine wave, TTL, CMOS, or LVDS to PECL.