Datasheet4U Logo Datasheet4U.com

HD74LV161A - Synchronous 4-bit Binary Counter

Description

The HD74LV161A is 4-bit binary counters.

All flip flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform.

These counters may be preset using the load input.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0 V).
  • Typica.

📥 Download Datasheet

Datasheet preview – HD74LV161A

Datasheet Details

Part number HD74LV161A
Manufacturer Renesas
File Size 107.65 KB
Description Synchronous 4-bit Binary Counter
Datasheet download datasheet HD74LV161A Datasheet
Additional preview pages of the HD74LV161A datasheet.

📁 Similar Datasheet

  • HD74LV161A - Synchronous 4-bit Binary Counter (Direct Clear) (Hitachi Semiconductor)
  • HD74LV163A - Synchronous 4-bit Binary Counter (Synchronous Clear) (Hitachi Semiconductor)
  • HD74LV164A - 8-bit Parallel-out Serial-in Shift Register (Hitachi Semiconductor)
  • HD74LV165A - Parallel-Load 8-bit Shift Register (Hitachi Semiconductor)
  • HD74LV166A - Parallel-Load 8-bit Shift Register (Hitachi Semiconductor)
  • HD74LV10A - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LV11A - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LV123A - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LV125A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV126A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV161A Synchronous 4-bit Binary Counter (Direct Clear) REJ03D0319–0400Z (Previous ADE-205-264B (Z)) Rev.4.00 Jun. 04, 2004 Description The HD74LV161A is 4-bit binary counters. All flip flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform. These counters may be preset using the load input. Presetting of all four flip flops is synchronous to the rising edge of clock. When load is held low counting is disabled and the data on the A, B, C and D inputs is loaded into the counter on the rising edge clock. If the load input is taken high before the positive edge of clock, the count operation will be unaffected. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.
Published: |