Datasheet4U Logo Datasheet4U.com

HD74LVCR2245A - Octal Bidirectional Transceivers

Description

The HD74LVCR2245A has eight buffers with three state outputs in a 20 pin package.

When (T / R) is high, data flows from the A inputs to the B outputs, and when (T / R) is low, data flows from the B inputs to the A outputs.

A and B bus are separated by making enable input (OE) high level.

Features

  • VCC = 1.65 to 5.5 V.
  • All inputs VIH (Max) = 5.5 V (@VCC = 0 to 5.5 V).
  • All inputs / outputs VI / O (Max) = 5.5 V (@VCC = 0 V or output off state).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH und.

📥 Download Datasheet

Datasheet preview – HD74LVCR2245A

Datasheet Details

Part number HD74LVCR2245A
Manufacturer Renesas
File Size 199.22 KB
Description Octal Bidirectional Transceivers
Datasheet download datasheet HD74LVCR2245A Datasheet
Additional preview pages of the HD74LVCR2245A datasheet.

📁 Similar Datasheet

  • HD74LVCR2245A - Octal Bidirectional Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LVC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LVC04 - Hex Inverters (Hitachi Semiconductor)
  • HD74LVC08 - Quad. 2-input AND Gates (Hitachi Semiconductor)
  • HD74LVC125A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC138 - 3-to-8-line Decoder / Demultiplexer (Hitachi Semiconductor)
  • HD74LVC139 - Dual 2-to-4-line Decoders / Demultiplexers (Hitachi Semiconductor)
  • HD74LVC14 - Hex Schmitt-trigger Inverters (Hitachi Semiconductor)
  • HD74LVC16240A - 16-bit Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LVCR2245A Octal Bidirectional Transceivers with 3–state Outputs REJ03D0377–0400 (Previous ADE-205-235B (Z)) Rev.4.00 Aug. 20, 2004 Description The HD74LVCR2245A has eight buffers with three state outputs in a 20 pin package. When (T / R) is high, data flows from the A inputs to the B outputs, and when (T / R) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (OE) high level. All outputs, which are designed to sink up to 12mA, include equivalent 26 Ω resistors to reduce overshoot and undershoot. Low voltage and high-speed operation is suitable at battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. Features • VCC = 1.65 to 5.
Published: |