Datasheet4U Logo Datasheet4U.com

ICS854S202I-01 - Differential-To-LVDS Multiplexer

General Description

The ICS854S202I-01 is a 12:2 Differential-to-LVDS Clock Multiplexer which can operate up to 3GHz.

The ICS854S202I-01 has twelve selectable differential clock inputs, any of which can be independently routed to either of the two LVDS outputs.

Key Features

  • Two differential 2.5V LVDS clock outputs.
  • Twelve selectable differential clock inputs.
  • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML.
  • Maximum output frequency: 3GHz.
  • Propagation delay: 1.1ns (maximum).
  • Input skew: 100ps (maximum).
  • Output skew: 50ps (maximum).
  • Part-to-part skew: 250ps (maximum).
  • Additive phase jitter, RMS (12kHz.
  • 20MHz): 0.16ps (typical).
  • F.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS854S202I Differential-to-LVDS Multiplexer IDT
ICS854S204I LVPECL FANOUT BUFFER Integrated Device Technology
ICS854S006I Differential-to-LVDS Fanout Buffer IDT
ICS854S013 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER Integrated Device Technology
ICS854S01I 2:1 Differential-to-LVDS Multiplexer IDT

Other Datasheets by Renesas

Part Number Description
ICS854S296I-33 LVDS Programmable Delay-Line
ICS854S01I 2:1 Differential-to-LVDS Multiplexer
ICS854S054I 4:1 Differential-to-LVDS Clock Multiplexer
ICS854S058I 8:1 Differential-to-LVDS Clock Multiplexer
ICS854S54I-01 Differential-to-LVDS Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
12:2, Differential-To-LVDS Multiplexer ICS854S202I-01 DATASHEET General Description The ICS854S202I-01 is a 12:2 Differential-to-LVDS Clock Multiplexer which can operate up to 3GHz. The ICS854S202I-01 has twelve selectable differential clock inputs, any of which can be independently routed to either of the two LVDS outputs. The CLKx, nCLKx input pairs can accept LVPECL, LVDS or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. Features • Two differential 2.5V LVDS clock outputs • Twelve selectable differential clock inputs • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output frequency: 3GHz • Propagation delay: 1.