Datasheet4U Logo Datasheet4U.com

TC74AC11P - Triple 3-Input AND Gate

Download the TC74AC11P datasheet PDF. This datasheet also covers the TC74AC11F variant, as both devices belong to the same triple 3-input and gate family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 5.3 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V.
  • Pin and function compatible with 74F11 Pin Assignment TC74AC11P TC74AC11F W.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74AC11F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74AC11P
Manufacturer Toshiba
File Size 260.63 KB
Description Triple 3-Input AND Gate
Datasheet download datasheet TC74AC11P Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74AC109F Dual J-K Flip-Flop Toshiba
TC74AC109P Dual J-K Flip-Flop Toshiba
TC74AC125FN Quad Bus Buffer Toshiba
TC74AC125FT Quad Bus Buffer Toshiba
TC74AC126FN Quad Bus Buffer Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74AC112F Dual J-K Flip-Flop
TC74AC112FN Dual J-K Flip-Flop
TC74AC112P Dual J-K Flip-Flop
TC74AC11F Triple 3-Input AND Gate
TC74AC11FN Triple 3-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74AC11P/F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC11P, TC74AC11F Triple 3-Input AND Gate The TC74AC11 is an advanced high speed CMOS 3-INPUT AND GATE fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 5.3 ns (typ.
Published: |