Datasheet4U Logo Datasheet4U.com

WED2DG472512V-D2 - DUAL KEY DIMM

Description

The WED2DG472512V is a Synchronous/Synchronous Burst SRAM, 84 position Dual Key; Double High DIMM (168 contacts) Module, organized as 4x512Kx72.

Features

  • 4x512Kx72 Synchronous, Synchronous Burst Pipeline Architecture; Single Cycle Deselect Linear and Sequential Burst Support via MODE pin Clock Controlled Registered Module Enable (EM#) Clock Controlled Registered Bank Enables (E1#, E2#, E3#, E4#) Clock Controlled Byte Write Mode Enable (BWE#) Clock Controlled Byte Write Enables (BW1# - BW8#) Clock Controlled Registered Address Clock Controlled Registered Global Write (GW#) Asynchronous Output Enable (G#) Internally Self-Timed Write Individual Bank.

📥 Download Datasheet

Datasheet Details

Part number WED2DG472512V-D2
Manufacturer White Electronic
File Size 207.33 KB
Description DUAL KEY DIMM
Datasheet download datasheet WED2DG472512V-D2 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
WED3C7410E16M-400BX RISC Microprocessor White Electronic Designs
WED3C7410E16M-XBHX 7410E RISC Microprocessor White Electronic Designs
WED3C7558M-XBX RISC Microprocessor White Electronic Designs
WED3C755E8M-XBX RISC MICROPROCESSOR MULTI-CHIP PACKAGE White Electronic Designs Corporation
WED3DG64126V-D2 1GB - 128M X 64 SDRAM Unbuffered White Electronic Designs Corporation

Other Datasheets by White Electronic

Part Number Description
WED2DL32512V 512Kx32 Synchronous Pipeline Burst SRAM
WED2CG472512V-D2 DUAL KEY DIMM SRAM MODULE
WED2EG472512V-D2 DUAL KEY DIMM
WED2ZL361MS Synchronous Pipeline Burst NBL SRAM
WED2ZL361MV Synchronous Pipeline Burst NBL SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com White Electronic Designs WED2DG472512V-D2 ADVANCED* 16MB (4x512Kx72) SYNC BURST-PIPELINE, DUAL KEY DIMM FEATURES 4x512Kx72 Synchronous, Synchronous Burst Pipeline Architecture; Single Cycle Deselect Linear and Sequential Burst Support via MODE pin Clock Controlled Registered Module Enable (EM#) Clock Controlled Registered Bank Enables (E1#, E2#, E3#, E4#) Clock Controlled Byte Write Mode Enable (BWE#) Clock Controlled Byte Write Enables (BW1# - BW8#) Clock Controlled Registered Address Clock Controlled Registered Global Write (GW#) Asynchronous Output Enable (G#) Internally Self-Timed Write Individual Bank Sleep Mode Enables (ZZ1, ZZ2, ZZ3, ZZ4) Gold Lead Finish 3.3V ± 10% Operation Frequency(s): 200, 166, 150, and 133MHz Access Speed(s): tKHQV = 3.0, 3.5, 3.
Published: |