Datasheet4U Logo Datasheet4U.com

AS7C332MNTD18A 3.3V 2M x 18 Pipelined SRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

December 2004 ® AS7C332MNTD18A 3.3V 2M × 18 Pipelined SRAM with NTDTM .
The AS7C332MNTD18A family is a high performance CMOS 32 Mbit synchronous Static Random Access Memory (SRAM) organized as 2,097,152 words × 18 bits and.

📥 Download Datasheet

Preview of AS7C332MNTD18A PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* Organization: 2,097,152 words × 18 bits
* NTD™ architecture for efficient bus operation
* Fast clock speeds to 200 MHz
* Fast clock to data access: 3.2/3.5/3.8 ns
* Fast OE access time: 3.2/3.5/3.8 ns
* Fully synchronous operation
* Common da

Applications

* requiring random access or read-modify-write operations. NTD™ devices use the memory bus more efficiently by introducing a write latency which matches the two-cycle pipelined or one-cycle flow-through read latency. Write data is applied two cycles after the write command and address, allowing the re

AS7C332MNTD18A Distributors

📁 Related Datasheet

📌 All Tags

Alliance Semiconductor Corporation AS7C332MNTD18A-like datasheet