AS4C4M16D1A Datasheet - Alliance Semiconductor

AS4C4M16D1A DDR

Table 2. Pin Details Symbol Type Description CK, CK Input Differential Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK . Input and output data is referenced to the crossing of .

AS4C4M16D1A Features

* Overview

* Fast clock rate: 200 MHz

* Differential Clock CK & CK

* Bi-directional DQS

* DLL enable/disable by EMRS

* Fully synchronous operation

* Internal pipeline architecture

* Four internal banks, 1M x 16-bit for each bank

* Progr

AS4C4M16D1A Datasheet (1.82 MB)

AS4C4M16D1A Datasheet Preview — Preview of AS4C4M16D1A PDF

Datasheet Details

Part number:

AS4C4M16D1A

Manufacturer:

Alliance Semiconductor

File Size:

1.82 MB

Description:

Ddr.

📁 Related Datasheet

AS4C4M16S 64Mb / 4M x 16 bit Synchronous DRAM (Alliance Semiconductor)

AS4C4M16SA 64M Synchronous DRAM (Alliance Semiconductor)

AS4C4M16SA-C 64M - (4M x 16 bit) Synchronous DRAM (Alliance Semiconductor)

AS4C4M16SA-I 64M - (4M x 16 bit) Synchronous DRAM (Alliance Semiconductor)

AS4C4M32S 4M x 32 bit Synchronous DRAM (Alliance Semiconductor)

AS4C4M4 16M FPM DRAM (Austin Semiconductor)

AS4C4M4E0 4M x 4 CMOS DRAM (Alliance Semiconductor)

AS4C4M4E1 4M x 4 CMOS DRAM (Alliance Semiconductor)

AS4C4M4F0 5V 4M x 4 CMOS DRAM (Alliance Semiconductor)

AS4C4M4F1 5V 4M x 4 CMOS DRAM (Alliance Semiconductor)

TAGS

AS4C4M16D1A DDR Alliance Semiconductor

Image Gallery

AS4C4M16D1A Distributor