Part number:
ADSP-2171
Manufacturer:
File Size:
658.56 KB
Description:
Dsp microcomputer.
ADSP-2171 Datasheet (658.56 KB)
* 30 ns Instruction Cycle Time (33 MIPS) from 16.67 MHz Crystal at 5.0 V 50 ns Instruction Cycle Time (20 MIPS) from 10 MHz Crystal at 3.3 V ADSP-2100 Family Code & Function Compatible with New Instruction Set Enhancements for Bit Manipulation Instructions, Multiplication Instructions, Biased Rounding
ADSP-2171 Datasheet (658.56 KB)
ADSP-2171
658.56 KB
Dsp microcomputer.
📁 Related Datasheet
ADSP-2172 - DSP Microcomputer
(Analog Devices)
a
DSP Microputer
ADSP-2171/ADSP-2172/ADSP-2173
FEATURES 30 ns Instruction Cycle Time (33 MIPS) from
16.67 MHz Crystal at 5.0 V 50 ns Instruction.
ADSP-2173 - DSP Microcomputer
(Analog Devices)
a
DSP Microputer
ADSP-2171/ADSP-2172/ADSP-2173
FEATURES 30 ns Instruction Cycle Time (33 MIPS) from
16.67 MHz Crystal at 5.0 V 50 ns Instruction.
ADSP-2100A - DSP Microcomputers
(Analog Devices)
a
DSP Microputers with ROM
ADSP-216x
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture for Three-.
ADSP-2101 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-21020 - 32/40-Bit IEEE Floating-Point DSP Microprocessor
(Analog Devices)
..
a
FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns,.
ADSP-2103 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-2104 - Low Cost DSP Microcomputers
(Analog Devices)
a
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual D.
ADSP-2105 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
