Part number:
ADSP-21msp59
Manufacturer:
File Size:
372.56 KB
Description:
Dsp microcomputers.
ADSP-21msp59 Datasheet (372.56 KB)
* 38 ns Instruction Cycle Time (26 MIPS) from 13.00 MHz Crystal ADSP-2100 Family Code and Function Compatible with New Instruction Set Enhanced for Bit Manipulation Instructions, Multiplication Instructions, Biased Rounding, and Global Interrupt Masking 2K ؋ 24 Words of On-Chip Program Memory RAM 2K ؋
ADSP-21msp59 Datasheet (372.56 KB)
ADSP-21msp59
372.56 KB
Dsp microcomputers.
📁 Related Datasheet
ADSP-21msp58 - DSP Microcomputers
(Analog Devices)
a
FEATURES 38 ns Instruction Cycle Time (26 MIPS) from 13.00 MHz Crystal ADSP-2100 Family Code and Function Compatible with New Instruction Set Enhanc.
ADSP-21MOD870 - Internet Gateway Processor
(Analog Devices)
a
FEATURES PERFORMANCE Complete Single-Chip Internet Gateway Processor (No External Memory Required) Implements V.34/V.90 Data/FAX Modem Including Con.
ADSP-21MOD980N - MultiPort Internet Gateway Processor
(Analog Devices)
a
Preliminary Technical Data
PERFORMANCE FEATURES Complete Single Device Multi-Port Internet Gateway Processor (No External Memory Required) Implement.
ADSP-2100A - DSP Microcomputers
(Analog Devices)
a
DSP Microputers with ROM
ADSP-216x
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture for Three-.
ADSP-2101 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-21020 - 32/40-Bit IEEE Floating-Point DSP Microprocessor
(Analog Devices)
..
a
FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns,.
ADSP-2103 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-2104 - Low Cost DSP Microcomputers
(Analog Devices)
a
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual D.
