ADSP-TS203S
615.67kb
Tigersharc embedded processor. 3 Dual Compute Blocks 4 Data Alignment Buffer (DAB) 4 Dual Integer ALU (IALU) 4 Program Sequencer 5 Interrupt Controller 5 Flex
TAGS
📁 Related Datasheet
ADSP-TS201S - TigerSHARC-R Embedded Processor
(Analog Devices)
..
Preliminary Technical Data
KEY FEATURES
Up to 600 MHz, 1.67 ns Instruction Cycle Rate 24M Bits of Internal—On-Chip—DRAM Memory 25.
ADSP-TS202S - TigerSHARC Embedded Processor
(Analog Devices)
..
Preliminary Technical Data
KEY FEATURES
500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25×25 mm .
ADSP-TS101S - TigerSHARC Embedded Processor
(Analog Devices)
..
a
KEY FEATURES 300 MHz, 3.3 ns Instruction Cycle Rate 6M Bits of Internal—On-Chip—SRAM Memory 19 mm ؋ 19 mm (484-Ball) or 27 mm ؋.
ADSP-1010A - 16 X 16-Bit CMOS Multiplier / Accumulator
(Analog Devices)
..
..
..
..
..
..
.
ADSP-2100A - DSP Microcomputers
(Analog Devices)
a
DSP Microputers with ROM
ADSP-216x
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture for Three-.
ADSP-2101 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-21020 - 32/40-Bit IEEE Floating-Point DSP Microprocessor
(Analog Devices)
..
a
FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns,.
ADSP-2103 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-2104 - Low Cost DSP Microcomputers
(Analog Devices)
a
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual D.
ADSP-2105 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.