CYRS1543AV18 - 72-Mbit QDR II+ SRAM Four-Word Burst Architecture

Cypress Semiconductor

Datasheet Details

Part number	CYRS1543AV18
Manufacturer	Cypress Semiconductor
File Size	465.06 KB
Description	72-Mbit QDR II+ SRAM Four-Word Burst Architecture
Datasheet	CYRS1543AV18-CypressSemiconductor.pdf

The CYRS1543AV18 and CYRS1545AV18 are synchronous pipelined SRAMs, equipped with 1.8 V QDR II+ architecture with RadStop™ technology.

Separate independent read and write data ports.
Supports concurrent transactions.
250 MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces on both read and write ports at 250 MHz (data transferred at 500 MHz).
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Echo clocks (CQ and CQ) simplify data capture in high speed systems.
Single multiplexed address input.

📁 CYRS1543AV18 Similar Datasheet

Other Datasheets by Cypress Semiconductor

Published: Mar 14, 2017 |