M12L5121632A Datasheet, Dram, ESMT

M12L5121632A Features

  • Dram
  • JEDEC standard 3.3V power supply
  • LVTTL compatible with multiplexed address
  • Four banks operation
  • MRS cycle with address key programs - CAS Latency

PDF File Details

Part number:

M12L5121632A

Manufacturer:

ESMT

File Size:

1.66MB

Download:

📄 Datasheet

Description:

Synchronous dram. The device is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits. Synchronous design

Datasheet Preview: M12L5121632A 📥 Download PDF (1.66MB)
Page 2 of M12L5121632A Page 3 of M12L5121632A

M12L5121632A Application

  • Applications PIN CONFIGURATION (TOP VIEW) (TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch) VDD 1 DQ0 2 VDDQ 3 DQ1 4 DQ2 5 VSSQ 6 DQ3 7 DQ4 8 VD

TAGS

M12L5121632A
Synchronous
DRAM
ESMT

📁 Related Datasheet

M12L128168A-5BG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks operation MRS cycle with address key program.

M12L128168A-5BVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVAG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5TG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5TG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5TG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks operation MRS cycle with address key program.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts