Datasheet4U Logo Datasheet4U.com

M15T4G16256A

DDR3 SDRAM

M15T4G16256A Features

* and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a differential DQS pair in a source synchronous fashion. These de

M15T4G16256A General Description

The 4Gb Double-Data-Rate-3 (DDR3(L)) DRAM is double data rate architecture to achieve high-speed operation. It is internally configured as an eight-bank DRAM. The 4Gb chip is organized as 32Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed double-data-rate transfer rates .

M15T4G16256A Datasheet (8.07 MB)

Preview of M15T4G16256A PDF

Datasheet Details

Part number:

M15T4G16256A

Manufacturer:

ESMT

File Size:

8.07 MB

Description:

Ddr3 sdram.

📁 Related Datasheet

M15T1G1664A - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-BDBG2C - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-BDBG2CS - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-DEBG2C - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-DEBG2CS - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T2G16128A - DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  JEDEC DDR3(L.

M15T2G8256A - DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM (Preliminary) Feature Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) .

M15T5121632A - 4M x 16-Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L.

TAGS

M15T4G16256A DDR3 SDRAM ESMT

Image Gallery

M15T4G16256A Datasheet Preview Page 2 M15T4G16256A Datasheet Preview Page 3

M15T4G16256A Distributor