Datasheet4U Logo Datasheet4U.com

MTV212A32 - 8051 Embedded Monitor Controller

Description

The MTV212A32 micro-controller is an 8051 CPU core embedded device specially tailored to Monitor applications.

It includes an 8051 CPU core, 512-byte SRAM, SYNC processor, 14 built-in PWM DACs, VESA DDC interface, 3-channel A/D converter and a 32K-byte internal program Mask-ROM.

P1.

Features

  • 8051 core, 12MHz operating frequency. 512-byte RAM, 32K-byte program Mask-ROM. Maximum 14 channels of 5V open-drain PWM DAC. Maximum 31 bi-directional I/O pins. SYNC processor for composite separation/insertion, H/V polarity/frequency check, polarity adjustment and programmable clamp pulse output. Built-in self-test pattern generator with four free-running timings. B.

📥 Download Datasheet

Datasheet preview – MTV212A32

Datasheet Details

Part number MTV212A32
Manufacturer Unknown Manufacturer
File Size 167.03 KB
Description 8051 Embedded Monitor Controller
Datasheet download datasheet MTV212A32 Datasheet
Additional preview pages of the MTV212A32 datasheet.

📁 Similar Datasheet

  • MTV212M32 - 8051 Embedded Monitor Controller Flash Type (Myson)
  • MTV212M64 - 8051 Embedded Monitor Controller MTP Type (Myson)
  • MTV20N50E - TMOS POWER FET (Motorola)
  • MTV230M64 - 8051 Embedded Micro Controller (Myson Century)
  • MTV25N50E - TMOS POWER FET (Motorola)
  • MTV003 - Microprocessor Compatible Monitor Controller (Myson)
  • MTV003N - Microprocessor Compatible Monitor Controller (Myson)
  • MTV004 - On-Screen Display Shrink Version (Myson)
  • MTV012A - 8051 Embedded CRT Monitor Controller Mask Version (Myson)
  • MTV012E - 8051 Embedded CRT Monitor Controller OTP Version (Myson)
Other Datasheets by ETC

Full PDF Text Transcription

Click to expand full text
MYSON TECHNOLOGY MTV212A32 (Rev. 1.2) 8051 Embedded Monitor Controller Mask ROM Type FEATURES • • • • • • • • • • • • • 8051 core, 12MHz operating frequency. 512-byte RAM, 32K-byte program Mask-ROM. Maximum 14 channels of 5V open-drain PWM DAC. Maximum 31 bi-directional I/O pins. SYNC processor for composite separation/insertion, H/V polarity/frequency check, polarity adjustment and programmable clamp pulse output. Built-in self-test pattern generator with four free-running timings. Built-in low power reset circuit. Compliant with VESA DDC1/2B/2Bi/2B+ standard. Dual slave IIC addresses. Single master IIC interface for internal device communication. 3-channel 6-bit ADC. Watchdog timer with programmable interval. 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.
Published: |