Datasheet4U Logo Datasheet4U.com

74AC138 - 1-of-8 Decoder/Demultiplexer

Description

The AC138 is an advanced high-speed CMOS 3 TO 8 LINE DECODER (INVERTING) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

📥 Download Datasheet

Datasheet preview – 74AC138

📁 Similar Datasheet

  • 74AC138 - 3 TO 8 LINE DECODER INVERTING (STMicroelectronics)
  • 74AC138 - Dual 1-of-8 Decoder/Demultiplexer (ON Semiconductor)
  • 74AC132 - Quad 2-Input NAND Schmitt Trigger (ON Semiconductor)
  • 74AC10 - TRIPLE 3-INPUT NAND GATE (STMicroelectronics)
  • 74AC10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11000 - QUADRUPLE 2-INPUT POSITIVE-NAND GATE (Texas Instruments)
  • 74AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 74AC11004 - HEX INVERTER (Texas Instruments)
  • 74AC11008 - QUADRUPLE 2-INPUT POSITIVE-AND GATE (Texas Instruments)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74AC138 3 TO 8 LINE DECODER (INVERTING) s s s s s s s s s HIGH SPEED: tPD =4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 8 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) 50Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 138 IMPROVED LATCH-UP IMMUNITY B M (Plastic Package) (Micro Package) ORDER CODES : 74AC138B go low. If enable input G1 is held low or either G2A or G2B is held high, the decoding function is inhibited and all the 8 outputs go to high. Tree enable inputs are provided to ease cascade connection and application of address decoders for memory systems.
Published: |