Part number: 74LS136
Manufacturer: Fairchild Semiconductor
File Size: 44.31KB
Download: 📄 Datasheet
Description: Quad 2-Input Exclusive-OR Gate
Part number: 74LS136
Manufacturer: Fairchild Semiconductor
File Size: 44.31KB
Download: 📄 Datasheet
Description: Quad 2-Input Exclusive-OR Gate
This device contains four independent gates, each of which performs the logic exclusive-OR function.
Ordering Code:
Order Number DM74LS136M DM74LS136N Package Number M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDE.
Image gallery
TAGS
📁 Related Datasheet
74LS13 - SCHMITT TRIGGERS DUAL GATE/HEX INVERTER
(Motorola)
SCHMITT TRIGGERS DUAL GATE/HEX INVERTER
The SN54LS/ 74LS13 and SN54LS / 74LS14 contain logic gates / inverters which accept standard TTL input signals.
74LS132 - LOW POWER SCHOTTKY
(ON Semiconductor)
SN74LS132 Quad 2-Input Schmitt Trigger NAND Gate
The SN74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide st.
74LS133 - 13-INPUT NAND GATE
(Motorola)
SN54/74LS133 13-INPUT NAND GATE
13-INPUT NAND GATE
VCC 16 15 14 13 12 11 10 9
LOW POWER SCHOTTKY
1
2
3
4
5
6
7
8 GND
16 1
J SUFFIX CERAMIC .
74LS134 - 12-input NAND gate
(ETC)
www.tai-yan.com/bbs µç×ÓÆ÷¼þ²É¹ºÆ½Ì¨£º www.1ic.net.cn IC×ÊÁϲéѯÍøÕ¾£º www.tai-yan.com µç×Ó¹¤³Ì¼¼ÊõÂÛ̳£º
54134/74134
12 (3S) ： 54/74S134 12 （） ，： t.
74LS137 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
(Motorola)
SN54/74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES
3-LINE TO 8-LINE DECODERS/ DEMULTIPLEXERS WITH ADDRESS LATCHES
DATA OUTPUTS.
74LS138 - Decoder/Demultiplexer
(Fairchild Semiconductor)
DM74LS138 • DM74LS139 Decoder/Demultiplexer
August 1986 Revised March 2000
DM74LS138 • DM74LS139 Decoder/Demultiplexer
General Description
These Sch.
74LS139 - LOW POWER SCHOTTKY
(ON Semiconductor)
SN74LS139 Dual 1-of-4 Decoder/ Demultiplexer
The LSTTL/MSI SN74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent.
74LS139A - Dual 2-Line To 4-Line Decoders/Demultiplexer
(Texas Instruments)
A
www.ti.com
PACKAGE OPTION ADDENDUM
14-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package Eco Plan
(1)
D.
74LS10 - TRIPLE 3-INPUT NAND GATE
(ON Semiconductor)
SN54/74LS10 TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE
VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
1
2
3
4
5
6
7 GND
14 1
J SUFFIX CERA.
74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
(ETC)
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
June 1989
DM54LS107A DM74LS107A .
