Datasheet4U Logo Datasheet4U.com

74LS75 Datasheet - Hitachi Semiconductor

74LS75 Quadruple Bistable Latches

19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 0.05 0° 15° Hitachi Code JEDEC EIAJ Weight (reference value) + 0.13 DP-16 Conforms Conforms 1.07 g Unit: mm 10.06 10.5 Max 16 9 5.5 1 0.22 ± 0.05 0.20 ± 0.04 8 0.80 Max 2.20 Max 0.20 7.80 + 0.30 1.15 0° 8° 0.70 ± 0.20 1.27 0.42 ± 0.08 0.40 ± 0.06 0.12 M Hitachi Code JEDEC EIAJ Weight (reference value) FP-16D.

74LS75 Datasheet (66.28 KB)

Preview of 74LS75 PDF
74LS75 Datasheet Preview Page 2 74LS75 Datasheet Preview Page 3

Datasheet Details

Part number:

74LS75

Manufacturer:

Hitachi Semiconductor

File Size:

66.28 KB

Description:

Quadruple bistable latches.

📁 Related Datasheet

74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)

74LS73 Dual J-K Flip-Flops (Hitachi Semiconductor)

74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)

74LS73A Dual J-K Flip-Flops (Hitachi Semiconductor)

74LS74 LOW-POWER SCHOTTKY (ON Semiconductor)

74LS74 Dual Positive-Edge-Triggered D Flip-Flops (Fairchild Semiconductor)

74LS74 Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)

TAGS

74LS75 Quadruple Bistable Latches Hitachi Semiconductor

74LS75 Distributor