74LS75
Hitachi Semiconductor
66.28 KB
Quadruple bistable latches.
19.20 20.00 Max 16 9 7.40 Max 6.30
Unit: mm
1 1.3
1.11 Max
8
0.51 Min
2.54 Min 5.06 Max
7.62
2.54 ± 0.25
0.48 ± 0.10
0.25
* 0.05 0° <.
📁 Related Datasheet
74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73 Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73A Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS74 LOW-POWER SCHOTTKY (ON Semiconductor)
74LS74 Dual Positive-Edge-Triggered D Flip-Flops (Fairchild Semiconductor)
74LS74 Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)
74LS74 Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)
74LS74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
