Datasheet4U Logo Datasheet4U.com

HD74ACT107 - Dual JK Flip-Flop (with Separate Clear and Clock)

Datasheet Summary

Description

The HD74AC107/HD74ACT107 dual JK master/slave flip-flops have a separate clock for each flip-flop.

Inputs to the master section are controlled by the clock pulse.

The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections.

Features

  • Outputs Source/Sink 24 mA.
  • HD74ACT107 has TTL-Compatible Inputs Pin Arrangement J1 1 Q1 2 Q1 3 K1 4 Q2 5 Q2 6 GND 7 (Top view) 14 VCC 13 CD1 12 CP1 11 K2 10 CD2 9 CP2 8 J2 HD74AC107/HD74ACT107 Logic Symbol 3 8 9 Q1 2 11 1 12 4 J1 CP1 K1 Q1 J2 CP2 K2 Q2 6 CD1 13 CD2 10 Q2 5 VCC = Pin14 GND = Pin7 Pin Names J1, J2, K1, K2 CP1, CP2 C D1, CD2 Q1, Q2, Q1, Q 2 Data Inputs Clock Pulse Inputs (Active Falling Edge) Direct Clear Inputs (Active Low) Outputs Truth Table I.

📥 Download Datasheet

Datasheet preview – HD74ACT107

Datasheet Details

Part number HD74ACT107
Manufacturer Hitachi Semiconductor
File Size 57.91 KB
Description Dual JK Flip-Flop (with Separate Clear and Clock)
Datasheet download datasheet HD74ACT107 Datasheet
Additional preview pages of the HD74ACT107 datasheet.

📁 Similar Datasheet

Other Datasheets by Hitachi Semiconductor
  • HD74ACT112 - Dual JK Negative Edge-Triggered Flip-Flop
  • HD74ACT125 - Quad Buffer/Line Driver with 3-State Output
  • HD74ACT126 - Quad Buffer/Line Driver with 3-State Output
  • HD74ACT138 - 1-of-8 Decoder/Demultiplexer
  • HD74ACT139 - Dual 1-of-4 Decoder/Demultiplexer
  • HD74ACT161 - Synchronous Presettable Binary Counter
  • HD74ACT163 - Synchronous Presettable Binary Counter
  • HD74ACT164 - Serial-In/ Parallel-Out Shift Register

Full PDF Text Transcription

Click to expand full text
HD74AC107/HD74ACT107 Dual JK Flip-Flop (with Separate Clear and Clock) Description The HD74AC107/HD74ACT107 dual JK master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave.
Published: |