Datasheet4U Logo Datasheet4U.com

HD74HCT137 Datasheet - Hitachi Semiconductor

3-to-8-line Decoder/Demultiplexer with Address Latch

HD74HCT137 Features

* LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A, B, C to Y) = 18 ns typ (C L = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Inpu

HD74HCT137 General Description

The HD74HCT137 implements a three-to-eight line decoder with latches on the three address inputs. When GL goes from low to high, the address present at the select inputs (A, B and C) is stored in the latches. As long as GL remains high no address changes will be recognized. Output enable controls, G.

HD74HCT137 Datasheet (56.20 KB)

Preview of HD74HCT137 PDF

Datasheet Details

Part number:

HD74HCT137

Manufacturer:

Hitachi Semiconductor

File Size:

56.20 KB

Description:

3-to-8-line decoder/demultiplexer with address latch.

📁 Related Datasheet

HD74HCT138 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)

HD74HCT125 Quad. Bus Buffer Gates (with 3-state outputs) (Hitachi Semiconductor)

HD74HCT126 Quad. Bus Buffer Gates (with 3-state outputs) (Hitachi Semiconductor)

HD74HCT1G00 2-input NAND Gate (Renesas Technology)

HD74HCT1G04 High speed CMOS inverter using silicon gate CMOS process (Hitachi Semiconductor)

HD74HCT1G08 2-input AND Gate (Renesas Technology)

HD74HCT1G32 High Speed CMOS two input OR gate Using Silicon Gate CMOS Process (Renesas Technology)

HD74HCT1G66 Analog Switch (Renesas Technology)

HD74HCT00A Quad. 2-input Positive NAND Gates (Hitachi Semiconductor)

HD74HCT04A Hex Inverters (Hitachi Semiconductor)

TAGS

HD74HCT137 3-to-8-line Decoder Demultiplexer with Address Latch Hitachi Semiconductor

Image Gallery

HD74HCT137 Datasheet Preview Page 2 HD74HCT137 Datasheet Preview Page 3

HD74HCT137 Distributor