Datasheet4U Logo Datasheet4U.com

HD74LV574A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

Datasheet Summary

Description

The HD74LV574A has eight edge-triggered D-type flip-flops with three-state outputs in a 20-pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.0 V to 5.5 V operation All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max. ) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V) HD74LV574A Function Table Inputs OE L L L H Note: H: L: X: Z: ↑: ↓: Q0 : CLK ↑ ↑ ↓ X D H L X X Output Q H L Q0 Z High.

📥 Download Datasheet

Datasheet preview – HD74LV574A

Datasheet Details

Part number HD74LV574A
Manufacturer Hitachi Semiconductor
File Size 68.42 KB
Description Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
Datasheet download datasheet HD74LV574A Datasheet
Additional preview pages of the HD74LV574A datasheet.

📁 Similar Datasheet

Other Datasheets by Hitachi Semiconductor
  • HD74LV573A - Octal D-type Transparent Latches with 3-state Outputs
  • HD74LV540A - Octal Inverted Buffers / Drivers with 3-state Outputs
  • HD74LV541A - Octal Buffers / Drivers with 3-state Outputs
  • HD74LV595A - 8-bit Shift Registers with 3-state Outputs
  • HD74LV00A - Quad. 2-input NAND Gates
  • HD74LV02A - Quad. 2-input NOR Gates
  • HD74LV04A - Hex Inverters
  • HD74LV05A - Hex Inverters with Open Drain Outputs

Full PDF Text Transcription

Click to expand full text
HD74LV574A Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs ADE-205-280 (Z) 1st Edition April 1999 Description The HD74LV574A has eight edge-triggered D-type flip-flops with three-state outputs in a 20-pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.
Published: |