Datasheet4U Logo Datasheet4U.com

HD74LVC574A - Octal D-type Flip Flops with 3-state Outputs

Datasheet Summary

Description

The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.0 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±24 mA (@VCC = 3.0 V to 5.5 V) HD74LVC574A Function Table Inputs OC L L L H H: L: X: Z: ↑: Q0 : CK ↑ ↑ L X D H L X X Output Q H L Q0 Z High level Low level Immater.

📥 Download Datasheet

Datasheet preview – HD74LVC574A

Datasheet Details

Part number HD74LVC574A
Manufacturer Hitachi Semiconductor
File Size 49.61 KB
Description Octal D-type Flip Flops with 3-state Outputs
Datasheet download datasheet HD74LVC574A Datasheet
Additional preview pages of the HD74LVC574A datasheet.

📁 Similar Datasheet

Other Datasheets by Hitachi Semiconductor
  • HD74LVC573A - Octal D-type Transparent Latches with 3-state Outputs
  • HD74LVC533 - Octal D-type Transparent Latches with 3-state Outputs
  • HD74LVC534 - Octal D-type Flip Flops with 3-state Outputs
  • HD74LVC540A - Octal Buffers / Line Drivers with 3-state Outputs
  • HD74LVC541A - Octal Buffers / Line Drivers with 3-state Outputs
  • HD74LVC00 - Quad. 2-input NAND Gates
  • HD74LVC02 - Quad. 2-input NOR Gates
  • HD74LVC04 - Hex Inverters

Full PDF Text Transcription

Click to expand full text
HD74LVC574A Octal D-type Flip Flops with 3-state Outputs ADE-205-117B(Z) 3rd Edition December 1996 Description The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |