* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional da
HY5DU56422T Datasheet (370.15 KB)
HY5DU56422T
Hynix Semiconductor
370.15 KB
(hy5du56xxx(l)t) 2nd 256m ddr sdram.
m o .c U 4 t e e h S a at .D w w w
HY5DU56422(L)T HY5DU56822(L)T HY5DU561622(L)T
m 2nd 256M DDR SDRAM o .c U 4 t e e h S a t a .D w w w
HY5DU56422(L.
📁 Related Datasheet
HY5DU56422AT (HY5DU56xx22A(L)T) 256M-S DDR SDRAM (Hynix Semiconductor)
HY5DU56422BT-D4 (HY5DU56x22BT-D4x) 256M-P DDR SDRAM (Hynix Semiconductor)
HY5DU56422BT-D43 (HY5DU56x22BT-D4x) 256M-P DDR SDRAM (Hynix Semiconductor)
HY5DU56422CF (HY5DU56xxxC(L)F) 256M DDR SDRAM (Hynix Semiconductor)
HY5DU56422CT (HY5DU56xx22CT) 256M-P DDR SDRAM (Hynix Semiconductor)
HY5DU56422DT (HY5DU56xx22DT) 256Mb DDR SDRAM (Hynix Semiconductor)
HY5DU56422DTP (HY5DU56x22DTP) 256M DDR SDRAM (Hynix Semiconductor)
HY5DU56422LT (HY5DU56xx22A(L)T) 256M-S DDR SDRAM (Hynix Semiconductor)
HY5DU56422LT (HY5DU56xx22DT) 256Mb DDR SDRAM (Hynix Semiconductor)
HY5DU56422LTP (HY5DU56x22DTP) 256M DDR SDRAM (Hynix Semiconductor)
