* JEDEC standard 3.3V power supply All device pins are compatible with LVTTL interface 86TSOP-II, 90Ball FBGA with 0.8mm of pin pitch All inputs and outputs referenced to positive edge of system clock Data mask function by DQM0,1,2 and 3
HY5V22LF Datasheet (938.60 KB)
HY5V22LF
Hynix Semiconductor
938.60 KB
4 banks x 1m x 32bit synchronous dram.
www.DataSheet4U.com
HY57V283220(L)T(P)/ HY5V22(L)F(P)
4 Banks x 1M x 32Bit Synchronous DRAM
Revision History
Revision No. 0.1 History Defined Prelim.
📁 Related Datasheet
HY5V22LFP 4 Banks x 1M x 32Bit Synchronous DRAM (Hynix Semiconductor)
HY5V22F 4 Banks x 1M x 32Bit Synchronous DRAM (Hynix Semiconductor)
HY5V22FP 4 Banks x 1M x 32Bit Synchronous DRAM (Hynix Semiconductor)
HY5V22GF 4 Banks x 1M x 32Bit Synchronous DRAM (Hynix Semiconductor)
HY5V26CF (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM (Hynix Semiconductor)
HY5V26CLF (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM (Hynix Semiconductor)
HY5V26CSF (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM (Hynix Semiconductor)
HY5V52F 4Banks x 2M x 32bits Synchronous DRAM (Hynix Semiconductor)
HY5V52FP 4Banks x 2M x 32bits Synchronous DRAM (Hynix Semiconductor)
HY5V52LF 4Banks x 2M x 32bits Synchronous DRAM (Hynix Semiconductor)
