Datasheet4U Logo Datasheet4U.com

HC2509C - Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications

HC2509C Description

HC2509C March 1999 HC2509C .
The HC2509C is a low-skew, low jitter, phase-locked loop(PLL) clock driver, distributing high frequency clock signals for SDRAM.

HC2509C Applications

* Supports PC-100 and Meets “PC100 SDRAM registered DIMM Specification Rev. 1.2” Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs No External RC Network Required External Feedback (FBIN) Pin is Used to Synchronize the Outputs to the Clock Input Separate Output Enable for Ea

📥 Download Datasheet

Preview of HC2509C PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
HC2509C
Manufacturer
Hynix Semiconductor
File Size
84.01 KB
Datasheet
HC2509C_HynixSemiconductor.pdf
Description
Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications

📁 Related Datasheet

📌 All Tags

Hynix Semiconductor HC2509C-like datasheet

HC2509C Stock/Price