Datasheet4U Logo Datasheet4U.com

IN74AC112 Datasheet - IK Semiconductor

IN74AC112 Dual J-K Negative-Edge-Triggered Flip-Flop

TECHNICAL DATA IN74AC112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74AC112 is identical in pinout to the LS/ALS112, HC/HCT112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs. Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 2.0 to 6.0 V Low.

IN74AC112_IKSemiconductor.pdf

Preview of IN74AC112 PDF
IN74AC112 Datasheet Preview Page 2 IN74AC112 Datasheet Preview Page 3

Datasheet Details

Part number:

IN74AC112

Manufacturer:

IK Semiconductor

File Size:

316.53 KB

Description:

Dual j-k negative-edge-triggered flip-flop.

📁 Related Datasheet

IN74AC11 Triple 3-Input AND Gate (IK Semiconductor)

IN74AC10 Triple 3-Input Positive-NAND Gate (IK Semiconductor)

IN74AC109 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS (ETC)

IN74AC109 Dual J-K Positive-Edge-Triggered Flip-Flop (IK Semiconductor)

IN74AC125 Quad 3-State Buffer (IK Semiconductor)

IN74AC132 Quad 2-Input NAND Schmitt-Trigger Inverter (IK Semiconductor)

IN74AC138 3-8 Decoder/Demultiplexer (IK Semiconductor)

IN74AC139 Dual 2-4 Decoder/Demultiplexer (IK Semiconductor)

TAGS

IN74AC112 IN74AC112 Dual J-K Negative-Edge-Triggered Flip-Flop IK Semiconductor

IN74AC112 Distributor