IN74AC112 Datasheet - IK Semiconductor

IN74AC112, Dual J-K Negative-Edge-Triggered Flip-Flop

TECHNICAL DATA IN74AC112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74AC112 is identical in pinout to the LS/ALS112, H.

datasheet Preview Page 1 from Datasheet4u.com

IN74AC112_IKSemiconductor.pdf

IN74AC112 Datasheet Preview — Preview of IN74AC112 PDF

Datasheet Details

Part number:

IN74AC112

Manufacturer:

IK Semiconductor

File Size:

316.53 KB

Description:

Dual J-K Negative-Edge-Triggered Flip-Flop

Applications

* of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e. g. , either GND or VCC). Unused outputs must be lef

IN74AC112 Distributors

📁 Related Datasheet

IN74AC109 IN74AC244 IN74AC245 IN74AC257 IN74AC299 IN74AC640

📌 All Tags

IN74AC112 Dual J-K Negative-Edge-Triggered Flip-Flop IK Semiconductor

IK Semiconductor IN74AC112-like datasheet